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Digital Closed-Loop Control Strategy To Maintain
The Phase Shift of a Multi-Channel BCM Boost
Converter for PFC Applications
Robert T. Ryan, Member, IEEE, Diarmuid N. Hogan, Richard J. Morrison and John G. Hayes, Senior
Member, IEEE.
Abstract—This paper presents a novel closed-loop digital
control scheme to maintain proper interleaving operation
of a multi-channel boundary-conduction-mode (BCM) boost
converter used in power-factor-correction (PFC) applications.
The proposed control scheme is suitable for implementation on
a low-cost microcontroller. This is made possible by executing
the control scheme at a constant sampling rate that is much
slower than the maximum switching frequency of the converter.
The performance of the control scheme is further improved
by using an adaptive gain that scales with the on-time of
the converter, which provides optimal phase-shift control and
stability under all operating conditions. The digital closed-loop
control scheme is validated experimentally on a 3-channel 1 kW
prototype ac-dc converter. The converter has an output voltage
of 400 V and a universal input voltage range of 85 V to 265 V.
The prototype converter uses a low-cost microcontroller while
demonstrating correct interleaving operation.
Index Terms—Interleaved boost converter, boundary-
conduction mode, critical-conduction mode, power factor cor-
rection, valley switching.
NOMENCLATURE
vline Input line voltage.
vin Rectified input voltage.
vgs Gate-source voltage.
vgsn Gate-source voltage of the nth channel.
vo Output voltage.
VEA Error-amplifier output voltage.
VEAn Adjusted error-amplifier output voltage.
vramp Analog PWM-generation ramp voltage.
vds MOSFET drain-source voltage.
vzcd ZCD-circuit output voltage.
vL Boost-inductor voltage.
iline Input line current.
iin Rectified input current.
iL Boost-inductor current.
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iLn Boost-inductor current of the nth channel.
io Boost-converter output current.
ie Turn-off-adjustment feedback current.
ton MOSFET on-time.
tonn MOSFET on-time of the nth channel.
tpsn Phase shift of the nth channel.
tsw1 Switching period of channel one.
tre f n Reference phase shift of the nth channel.
t∆n On-time perturbation of the nth channel.
t1 Time at which iL = 0.
Tm Phase-shift-control execution period.
PWMn PWM signal of the nth channel.
ZCDn ZCD signal of the nth channel.
T BPRD PWM time-base period register.
T BCT R PWM time-base counter register.
DQ MOSFET body diode.
Cds MOSFET drain-source capacitance.
Co Boost-converter output capacitance.
Cin Boost-converter input capacitance.
L Boost-converter inductance.
n Index number of the boost-converter channel.
N Total number of boost-converter channels.
k Number of switching cycles completed.
K Number of switching cycles completed during
the period Tm.
km Phase-shift-controller gain.
i Number of executions of the phase-shift-
control algorithm.
I. INTRODUCTION
THE BCM boost converter is a popular topology usedfor PFC applications at power levels below 300 W
[1]. This is due to advantages such as soft switching,
low-magnetic volume, and a simple control structure that
only requires a slow single voltage compensator to regulate
the output voltage [2]. At higher power levels the single-
channel BCM boost converter suffers from high peak-to-
peak input-current ripple, which increases the rms input cur-
rent and reduces the converter’s efficiency. The high input-
current ripple at higher powers also increases differential-
mode (DM) electromagnetic interference (EMI) [3], [4],
thus requiring the converter to use a large DM EMI filter.
Interleaving to create a 2-channel BCM boost converter is a
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Fig. 1. Simplified circuit schematic of a multi-channel BCM boost
converter.
common technique used to reduce the input-current ripple,
thus extending the power level of the BCM boost converter
to 600 W [5]. For higher power levels the CCM boost
converter becomes more advantageous, due to its naturally
low input-current ripple and low peak inductor current [6].
The use of the BCM topology can be extended to higher
power levels by interleaving more channels together. In this
paper, a closed-loop digital control scheme is designed for
maintaining correct interleaving operation of a multi-channel
BCM boost converter shown in Fig. 1.
A. Existing Analog Closed-Loop Solutions
Fig. 2 demonstrates how the PWM signal PWM1 that
controls MOSFET Q1 is generated for the master channel
using analog circuitry and constant-on-time control (COTC)
[2]. Fig. 3 shows the corresponding timing diagram for
the circuit. The signal PWM1 is set by the signal ZCD1
which is created by a zero-current-detection (ZCD) circuit.
The ZCD circuit detects when the energy stored in the
drain-source capacitor of Q1 has discharged back into the
input capacitor Cin. This causes the inductor current iL1 to
become negative before the turn-on instant of the switch.
The switch is turned off after an on-time of ton1 has elapsed.
This is implemented by using the constant-current source I1,
transistor M1 and a capacitor to make a ramp signal that is
compared to the voltage VEA, to trigger the switch’s turn-off
instant. The voltage denoted VEA is the output of the voltage
error amplifier, which is proportional to the on-time and is
adjusted by the voltage compensator to maintain the output
voltage at its setpoint value.
For the correct interleaving operation of a multi-channel
BCM boost converter, a phase shift of n−1N ×360
◦ must be
maintained between the inductor currents of each channel,
where N is the number of boost converter channels that
are enabled, and n is the index number of a particular
channel. However, the switching frequency of the BCM
boost converter varies with input voltage and output power
Fig. 2. PWM generation of the master channel using analog circuitry.
Fig. 3. Master channel constant-on-time PWM generation using analog
circuitry.
[7]. This makes interleaving of a multi-channel BCM boost
converter a challenging design task.
In existing analog solutions [8]–[11], the phase shift is
sensed and a feedback network is formed to adjust the
turn-off instant of the slave channel MOSFET to main-
tain the desired phase shift. The closed-loop method uses
ZCD circuits to trigger MOSFET turn-on of all interleaved
channels, thus ensuring perfect valley switching of all
switches under all conditions, and therefore lower switching
losses. Using a separate ZCD circuit for each channel also
ensures the converter cannot enter continuous-conduction
mode (CCM), which may cause damage to components. The
Phase-Locked-Loop (PLL) method is a commonly adopted
analog closed-loop control scheme [8], [11]. This method
is shown in Fig. 4. In this method the phase shift is sensed
by passing the ZCD signals of the master and slave channel
through a flip flop. This creates a square wave with a mean
value proportional to the ratio of the phase shift of the
nth channel tpsn to the switching period tsw1 of the master
channel. This square wave is passed through a RC low-
pass filter and subtracted from a constant voltage setpoint
proportional to n−1N to create an error signal. The current ie is
then generated proportional to the error signal, and is used to
adjust the turn-off instant of the slave channel by adjusting
the slope of the vrampn signal used in the PWM generation.
Selecting the correct gain value for km ensures the phase
shift tracks the desired setpoint. The turn-off instant of the
slave channel can also be adjusted by adding a voltage to
the VEA signal of the slave channel.
The downside of the PLL method is that the use of the
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Fig. 4. Phase-shift control and PWM generation of a single slave
channel using analog circuitry with the PLL method and turn-off
adjustment by altering the PWM generation ramp signal.
Fig. 5. Phase-shift control and PWM generation of a single slave
channel using analog circuitry with the closed-loop method and turn-off
adjustment by altering the voltage error amplifier signal.
low-pass filter to sense the phase shift leads to a slow
dynamic response of the control loop and can lead to
significant phase error. In [10] a closed-loop scheme is
adopted where the phase shift and switching period are
sensed using sample-and-hold blocks. This method is more
advantageous than the closed-loop PLL method as it does
not require low-pass filtering of the sensed phase shift, thus
improving the tracking performance of the control loop.
This method is depicted in Fig. 5. The constant current
source In1, transistor Mn1 and ramp capacitor are used to
generate a ramp signal. This ramp signal is then fed into
two separate sample-and-hold blocks triggered by ZCD1
and ZCDn. The output of the sample-and-hold triggered by
ZCD1 is a voltage proportional to the switching period of
the master channel. The signal is scaled by the factor n−1N
to generate the reference signal of the control loop, and
is denoted vre f n. The output of the sample-and-hold block
triggered by ZCDn is a voltage proportional to the current
phase shift between the master channel and the nth slave
channel. This voltage is denoted vpsn. An error signal is
generated by subtracting vpsn from vre f n. A closed feedback
loop is formed by adjusting the error signal by a gain of km,
and adding the signal to the voltage error signal to adjust
the switches turn-off instant. It is also possible to adjust the
switches turn-off instant by adjusting the slope of the PWM
ramp signal of the slave converter as in Fig. 4.
B. Other Existing Solutions
It is also possible to interleave multiple channels of a
BCM boost converter using an open-loop method [12]–
[14]. The open-loop method works by assigning one of the
interleaved channels as the master and the others as the
slaves. The master works as a standalone converter with its
own ZCD circuit, therefore the master channels MOSFET
turn-on instant is always triggered by it’s own ZCD circuit.
The turn-on instants of the MOSFETs in the slave channels
are obtained by delaying the ZCD signal of the master
channel with a time delay of n−1N × tsw1. The open-loop
method suffers from severe sub-harmonic oscillations when
implemented using voltage-mode control for duty cycles
greater than 0.5 [14], meaning it must be implemented
with current-mode control which requires additional sense
circuitry. The slave converter must have a lower inductance
than the master channel to prevent it entering into CCM.
As a result, the open-loop method also requires the ability
to sense which channel has the lowest inductance. If there
is only a small mismatch in the boost inductance of each
channel the slave converter operates slightly in DCM, and
valley switching is ensured. However, if there is significant
mismatch between the boost inductances of both channels,
the slave channel operates in DCM and loses its valley-
switching operation.
Several examples of digitally-controlled interleaved BCM
boost converters already exist in literature. These examples
maintain their phase shift by either open-loop master-slave
control [15], or by the use of feed-forward algorithms to
estimate the converter’s switching period [16], however this
method also does not ensure BCM operation and valley
switching if the system is disturbed.
There are very few examples of 3-channel interleaved
BCM boost converters [16], [17] described in literature,
compared to 2-channel interleaved BCM boost converters
[8]–[15]. Similarly, although there are many commercially
available analog PFC control integrated circuits (ICs) avail-
able on the market for 2-channel BCM boost converters,
such as the FAN9611, UCC28063 and NCP1631, there are
currently no PFC control ICs for more than 2 channels.
Using a digital microcontroller makes it possible to build
an interleaved BCM boost converter with more than 2
channels, provided the microcontroller has sufficient suitable
peripherals for the number of channels.
C. Proposed Digital Closed-Loop Solution
In this paper, a digital closed-loop solution is proposed to
maintain the correct phase shifts for a multi-channel BCM
boost converter. The last few decades have seen significant
improvement in microcontroller and digital-signal-processor
technologies, with better CPUs and dedicated power elec-
tronics peripherals at lower costs. Digital microcontroller
technology is also less prone to temperature and process
variations. Digital control also gives the designer much more
design flexibility, for instance in [2] the output voltage
transient reponse of a 2-channel BCM boost converter is
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improved with digital control by using an adaptive gain to
increase the systems bandwidth at low input voltage. These
advantages have led to the widespread adoption of digital
control by power supply designers [18].
The implementation of the phase-shift feedback control,
and the PWM generation of the master and a single slave
channel, as described in this paper, are shown in Fig. 6.
The switching period of the master channel is measured
by feeding the ZCD1 signal of the master channel into
a capture peripheral on the microcontroller. The capture
peripheral has a digital timer independent of the CPU
that can be used to measure the time between the ZCD
pulses. As a result, it is possible to measure the switching
period of the master channel every switching period. This is
equivalent to the sample-and-hold method used in the analog
solution of Fig. 6. The feedback control is accomplished
by executing a feedback algorithm in the microcontroller
CPU. The feedback algorithm reads the sensed switching
period and phase shift from each capture peripheral. It then
calculates the reference for each slave channel tre fn based
on the sensed switching period of the master channel. The
phase-shift error is determined by subtracting the sensed
phase shift from the reference phase shift. The phase-shift
error is used to adjust the on-time of each channel to ensure
the desired phase shift is maintained. This method uses a
similar feedback control as the analog solution shown in
Fig. 6. The analog solution has an advantage that the turn-
off instant of the slave channels are updated by the feedback
network on every switching cycle. Attempting to update
the turn-off instant of the microcontroller cycle by cycle
requires a very expensive microcontroller. This is because
the phase-shift algorithm executed by the CPU would have
to run in an interrupt every switching instance, and therefore
the microcontroller needs to execute the phase-shift control
algorithm faster than the minimum switching period of the
boost converter. This would require a microcontroller with
a powerful CPU and high clock frequency, which is more
expensive. A better solution is to run the phase-shift control
algorithm at a fixed sampling period Tm which is much lower
than the minimum switching period of the converter. This
enables a much cheaper microcontroller to be used.
The microcontroller uses a compare or PWM peripheral to
generate the PWM signals of each boost converter channel.
The timing diagram of Fig. 7 demonstrates how the PWM
peripheral for each channel is configured. The PWM signal
is configured to turn on when the counter register of the
PWM timer T BCT R has a value of T BPRD− tonn, where
T BPRD is the constant value stored in the period register of
the PWM peripheral. The PWM peripheral is also configured
to load the T BCT R register with a value of T BPRD− tonn
when the ZCD signal is triggered. When the T BCT R reaches
a value of T BPRD the PWM signal is set low, and the
counter restarts. Using this method results in the PWM
signal of each channel having a natural reset timer. If the
ZCD signal is not triggered, the T BCT R continues counting
until it reaches a value of T BPRD− tonn. This method is
Fig. 6. Phase-shift control and PWM generation of the master and a
single slave channel using digital circuitry with the closed-loop method
and turn-off adjustment made by altering the slave channels on-time.
Fig. 7. Timing diagram for the PWM generation of the master channel
using digital circuitry.
helpful as sometimes the ZCD signal is not triggered, for
instance during converter start-up or at very light load when
the on-time becomes zero.
This paper is divided into four different sections as
follows. Section I provides a brief review of how the valley-
switching operation works and how it reduces power losses.
Section II describes the operation and design of the phase-
shift control loop. Section IV demonstrates the experimental
results of a prototype 1 kW multi-channel BCM converter,
demonstrating correct interleaving action for 2-channel and
3-channel operation.
II. VALLEY SWITCHING
The main advantage of using a closed-loop control
scheme to maintain the correct phase shifts is that each
channel has its own ZCD circuit which ensures valley-
switching operation is always maintained. This reduces
switching losses. The valley switching of the BCM converter
can be explained by looking at a single channel of the boost
converter with the MOSFET drain-source capacitance Cds as
shown in Fig. 8.
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Fig. 8. A single channel of the interleaved boost converter including
the MOSFET drain-source capacitance and body diode.
Fig. 9. Zero-voltage switching vin < 12 vo.
Fig. 9 and Fig. 10 show the behaviour of the drain-to-
source voltage vds and inductor current iL during MOSFET
turn-off. As the inductor current discharges to zero, the diode
D is forward biased, therefore vds = vo, where vo is the
output voltage. Once iL reaches zero the MOSFET remains
off, and the capacitance Cds begins to discharge through
boost inductor L into the input capacitor Cin. During this
region iL(t) and vds(t) can be described using (1) and (2)
respectively, where the time t1 is defined in Fig. 9 and Fig.
10;
iL(t) =−ωrCds(vo− vin)sin(ωr(t− t1)) (1)
vds(t) = vin +(vo− vin)cos(ωr(t− t1)) (2)
where vin is the input voltage and ωr = 1/
√
LCds is the cir-
cuit’s resonant frequency. Zero-voltage switching is achieved
when vin < 12 vo. Once vds fully discharges to 0 V, the
negative inductor current forces the MOSFET’s body diode
DQ to conduct. The ZCD circuit then triggers the switch to
turn on while vds = 0, as shown by the solid lines of Fig.
9. If the MOSFET remains off, the circuit enters DCM as
shown by the dashed lines of Fig. 9.
If vin > 12 vo, then Cds does not fully discharge, but instead
reaches a valley at vds = 2vin − vo as shown in Fig. 10.
The ZCD ensures that the switch turns on at this valley
to minimize the switching losses.
The valley switching is achieved in the experimental
prototype by using the ZCD circuit shown in Fig. 11. The
ZCD circuit consists of an auxiliary winding on the boost
inductor, a current-limiting resistor Rzcd , a capacitor Czcd that
adds a small amount of low-pass filtering and a zener diode
Dz that clamps the voltage vzcd to between 0 and 5 V, so
that it can be input to a microcontroller pin. Fig. 12 shows a
timing diagram of the inductor current, inductor voltage vL
and the voltage vzcd created by the ZCD circuit. The voltage
vzcd is a square wave, with a falling edge that corresponds to
the instant the boost converter MOSFET should be turned on
Fig. 10. Near-zero-voltage switching vin > 12 vo.
Fig. 11. Zero-current-detection circuit.
Fig. 12. Timing diagram for the ZCD generation.
to achieve valley switching. The voltage vzcd is connected to
a regular digital pin on the microcontroller, and the PWM
peripheral is configured to trigger MOSFET turn-on on a
falling edge of this signal. This method is advantageous
because it does not require a comparator, which makes the
implementation cheaper. Requiring an external comparator
would add cost and, also, any available comparators in the
microcontroller can now be used for safety functions, such
as over-voltage and over-current protections.
Fig. 13 shows experimental results of the prototype con-
verter operating in BCM with valley switching when vin =
100 V and vin = 300 V.
III. PHASE-SHIFT CONTROL
In this section the design of the phase-shift control
algorithm is discussed. The phase-shift control is responsible
for maintaining the correct phase shift between the boost
inductor currents.
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(a)
(b)
Fig. 13. vds, vgs and iL waveforms showing valley switching for (a) vin
= 100 V and (b) vin = 300 V (vds: 200 V/div, vgs: 10 V/div, iL: 2 A/div,
timebase : 2 µs/div).
The output voltage of the boost converter described in this
paper is regulated using constant-on-time control (COTC)
[2]. By this method, the sensed output voltage is subtracted
from a constant reference to generate an error signal, which
is input to a voltage compensator. The voltage compensator
calculates the required on-time ton so that the output voltage
tracks the reference signal.
The time-averaged input-current drawn by the converter







Given that N and L are constant in (3), the converter has near
unity power factor provided ton is near constant, therefore
iin equals a constant multiplied by vin. This is the basis of
COTC.
The phase-shift control algorithm takes the on-time calcu-
lated by the voltage compensator and adjusts it to calculate
the individual on-time for each channel of the converter
to maintain the desired phase shift between the different
channels.
A. System Model
To design the phase-shift control algorithm, it is necessary
to first develop a mathematical system model describing how
adding a perturbation of t∆n to the individual on-time of a
slave channel effects the phase shift tpsn between the master
and the nth slave channel of the converter. The effect of
adding the perturbation t∆n to tonn, so that tonn = ton1+ t∆n is
shown in Fig. 14 over a single switching cycle of the induc-
tor currents iL1 and iLn. In order to simplify our analysis,
it is assumed that the effects of the resonance between the
Fig. 14. Change in phase shift due to an on-time perturbation t∆n.
Fig. 15. Phase-shift control loop block diagram structure.
boost inductor and MOSFET drain-source capacitance are
negligible. If tpsn[k] is the phase shift between the master
and nth slave channel during the kth switching cycle, the






where tsw1 is the switching period of the master channel.
This change in the phase shift is graphically displayed in
Fig. 14.
By expanding (4) over a total of K switching cycles,
the phase shift of the (k +K)th switching cycle can also
be calculated by (5), where it is assumed the tsw1 and ton1





The open-loop system model is now described by (5).
This equation is in the next subsection to design a closed
feedback loop to control the phase shift tpsn.
B. Closed-Loop Control
Closed-loop control is used to ensure that the phase shift
tpsn tracks a reference phase shift tre f n. Fig. 15 shows the
proposed structure of the phase-shift control loop. The error
signal given by tre f n− tpsn is multiplied by the gain km to
form a proportional controller, and the result is added to the
on-time ton1 to give the on-time tonn for that slave channel.
The value of km must be selected to obtain the best
tracking performance while still ensuring the stability of
the system under all operating conditions. Based on Fig.
15 the phase-shift control algorithm can be described by the
following equation.
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tonn = ton1 + km(tre f n− tpsn[k]) (6)
Substituting t∆n = tonn− ton1 into (6), the following ex-
pression is obtained.
t∆n = km(tre f n− tpsn[k]) (7)
By combining (7) with the expression obtained earlier in
(5), the effect the phase-shift control feedback has on the





(tre f n− tpsn[k]) (8)
The phase-shift control algorithm given in (6) is executed
at a constant sampling rate, with a sampling period of
Tm. A total of K = Tm/tsw1 switching cycles occur over
a single execution of the phase-shift control algorithm. A
time-averaged approximation is taken by substituting this
value of k into (8). As a result, the value of the phase shift
tpsn after a single execution of the algorithm can be obtained
as follows.
tpsn[i+1]− tpsn[i] = km
Tm
ton1
(tre f n− tpsn[i]) (9)
where i is an integer number describing the number of
executions of the phase-shift control algorithm which have
taken place. For ideal phase-shift tracking, the value of tpsn
after a single execution of the algorithm should equal tre f n.
Therefore, (9) becomes
tre f n− tpsn[i] = km
Tm
ton1
(tre f n− tpsn[i]) (10)
By re-arranging (10), the value of km that gives the best





C. Phase-Shift Control Stability
The phase-shift control loop remains stable provided that
after a single execution of the phase-shift control algorithm,
the phase shift tpsn stays bound to the region 0 < tpsn < tsw1.
Re-arranging (9), the following equation can be found to





(tre f n− tpsn[i])+ tpsn[i] (12)
The phase shift tpsn[i] is bound to the region 0 < tpsn[i] <
tsw1. The worst-case scenario occurs when either tpsn[i] = 0
or tpsn[i] = tsw1. Looking first at the case where tpsn[i] = 0,




tre f n (13)
Applying this result to the inequality 0 < tpsn[i+ 1] < tsw1,
the following inequality can be obtained for the values of
km for which the system is stable.











(tre f n− tsw1)+ tsw1 (15)
Again, applying the result from (15) to the inequality 0 <
tpsn[i+1]< tsw1, a second inequality can be obtained for the
values of km for which the system remains stable.




tsw1− tre f n
(16)
The inequalities given in (14) and (16) now describe
the values of km for which stability is achieved in terms
of the tracking reference tre f n. The reference signal is
calculated from the switching period tsw1 by tre f n = tsw1 n−1N .
Substituting this value for tre f n into the inequalities (14) and
(16) gives the following.












However, n is an integer number, with a value in the
region 2 ≤ n ≤ N. The strictest condition to satisfy (17)
occurs when n is at its maximum value of n = N. Similarly
for (18), the strictest condition occurs when n is at its
minimum value of n = 2. Applying the strictest condition
for n to both (17) and (18) results in the following single
inequality.






For 2-channel operation N = 2, therefore km must satisfy
0 < km < 2
ton1
Tm
to remain stable. Fig. 16 demonstrates the
waveshape of the input current drawn by the converter in 2-
channel operation when km satisfies the stability inequality
and when km is increased so that it no longer satisfies this
inequity.
Fig. 16 is taken at an output power of 225 W, and an input
rms voltage of 200 V. Under this condition the measured
on-time ton1 is 0.9 µs. For the initial two half-line cycles








the input current maintains the correct interleaving with low




so that the stability inequality is not satisfied.
The phase-shift control loop is no longer able to maintain
correct interleaving and the input current has a very large
peak-to-peak ripple. For the last half-line cycle shown in the
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Fig. 16. Input current iin and inductor currents iL1 and iL2 when the
gain km is toggled from a value of km =
1.04µs
Tm
to a value of km =
2.08µs
Tm
at Po = 225 W, ton = 0.9 µs and a rms line voltage of 200 V. (iin: 2 A/div,
iL1: 2 A/div, iL2: 2 A/div, timebase : 5 ms/div).




becomes stable once more.
D. Adaptive Gain
If a proportional control scheme is used where km has a
constant value, then km must be set to satisfy the stability
inequality (19). Therefore, the value of km is designed based
on the minimum on-time ton(min) that occurs for multi-
channel operation and can be calculated by km =
ton(min)
T m .
A minimum on-time exists because at lighter loads the
converter turns off channels until only a single channel is
operating. At low power levels this value for km works fine
because its value is close to the value that gives best tracking
performance described by (11). However, when the converter
is operating at high power levels and low input voltage the
on-time dramatically increases. As a result, the chosen value
for km becomes much less than the value given by (11).
This effect is shown in Fig. 17 when the on-time is at its
maximum operating value at Po = 700 W and an rms line
voltage of 115 V. This is the maximum rated power of the
prototype converter at low line. The value of km has been
set to 0.8µsTm .
The input current shown in Fig. 17 has a large peak-to-
peak input-current ripple. This is caused by the poor tracking
performance of the phase-shift control at this condition.
This problem can be overcome by introducing an adaptive
gain that scales the value of km with the operating on-time
ton1 using the value of km obtained in (11). Thus, for best
tracking performance the proportional gain km is replaced
with a multiplier block that multiples the error signal by
ton1 and a proportional gain of 1/Tm, as is shown in Fig. 18.
Fig. 19 shows the same waveforms as Fig. 17 at the same
operating condition but when an adaptive gain is used for km.
By comparing the waveforms of Fig. 17 to Fig. 19 it is clear
using an adaptive gain dramatically reduces the input current
peak to peak ripple, and improves the tracking performance
of the phase-shift control loop. As well as this, given that the
the value of km used for the adaptive gain always satisfies
the stability inequality given in (19), it is evident the use
of an adaptive gain always ensures the phase-control loop
remains stable for all values of ton.
(a)
(b)
Fig. 17. iL1, iL2, iL3 and iin when all 3 boost converter channels are
enabled at Po = 700 W and a rms line voltage of 115 V when km is a
constant gain (iin: 2 A/div, iL1: 2 A/div, iL2: 2 A/div). (a) Line frequency
components (timebase : 5 ms/div). (b) Switching frequency components
(timebase : 5 µs/div).
Fig. 18. Phase-shift control loop block diagram structure when an
adaptive gain is used.
E. Appropriate Value for Tm
Choosing an appropriate value of the rate of execution
of the phase-shift control algorithm is important, because
the slower the control algorithm, the less computational
power is required to execute it. Therefore, the cheaper the
microcontroller that can be used. However if the the value
of Tm is set too slow, there exists significant quantization
error in the phase-shift control loop. This phenomenon
is worst at low levels of on-time and switching period,
which exist at high input voltage, and the lowest power
level for the operation of a given number of channels. Fig.
20 demonstrates the waveshape of the input current and
inductor currents when 3 channels of the boost converter
are enabled, at an output power of 600 W, and an input rms
line voltage of 230 V.
This is the near worst-case operating condition for the
quantization noise created when Tm is too slow, as it is
near the maximum input voltage and minimum power for
3-channel operation. Below this power level the converter
switches to 2-channel operation, therefore the switching pe-
riod and on-time are increased and this type of quantization
error reduces. In Fig. 20(a) the value of Tm is set to 30 µs,
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(a)
(b)
Fig. 19. iL1, iL2, iL3 and iin when all 3 boost converter channels are
enabled at Po = 700 W and a rms line voltage of 115 V when km is an
adaptive gain (iin: 2 A/div, iL1: 2 A/div, iL2: 2 A/div). (a) Line frequency
components (timebase : 5 ms/div). (b) Switching frequency components
(timebase : 5 µs/div).
(a)
(b)
Fig. 20. iL1, iL2, iL3 and iin when all 3 boost converter channels are
enabled at Po = 600 W and a rms line voltage of 230 V (iin: 2 A/div, iL1:
2 A/div, iL2: 2 A/div, timebase : 5 µs/div). (a) When Tm is set to have an
execution frequency of 34 kHz (b) and when Tm is set to have an
execution frequency of 100 kHz.
whereas in Fig. 20(b), the value of Tm is set to 10 µs. It is
clear from comparing both figures, that having Tm set to too





Boost inductance L 130 µH
Input rms voltage 85 V to 265 V
Output voltage 400 V
Switching frequency 100 kHz to 550 kHz
Sampling period Tm 14.3 µs
Output Power Po 0 W to 1000 W
IV. EXPERIMENTAL RESULTS
A 3-channel BCM boost converter prototype was built to
verify the proposed control scheme. The main parameters
of the 3-channel boost converter are given in Table. I. The
microcontroller runs the code for the voltage-loop in a slow
5 kHz interrupt. The code for the phase-shift control is run
in a faster 70 kHz interrupt.
Fig. 21 shows the inductor currents and input current
when operating at a low input rms line voltage of 115 V
in 2-channel operation. Near-perfect interleaving operation
is maintained at this operating condition. Fig. 21(c) shows
the same waveshapes, but at the zero-crossing point of the
line voltage, demonstrating the control scheme also works
well at this point.
Fig. 22 shows the converter operating at 500 W with an
input rms line voltage of 230 V. Near-perfect interleaving
operation can be observed when operating in 2-channel
mode at this operating condition, as demonstrated by the
perfect shape of the input current iin, and the low peak-to-
peak current ripple.
Similarly, Fig. 23 shows the converter operating with 3
channels enabled at the full rated output power of 1000 W
with an input rms line voltage of 230 V. There is near-
perfect interleaving operation at this operating condition, as
demonstrated again by the low peak-to-peak current ripple
of the input current.
At lighter loads, either one or two channels of the con-
verter are shut-off to improve the converter’s efficiency and
also reduce the switching frequency of the converter which
increases drastically at lighter loads. Therefore, the phase-
shift control algorithm needs to be capable of operating with
either one channel enabled, two channels enabled, or with
all three channels enabled. Fig. 24 shows the waveshape of
the inductor currents and input currents when the converter
transitions from 3-channel to 2-channel operation.
At the instant the phase-shift control loop changes from 3-
channel operation to 2-channel operation, the third channel
is disabled, and the on-time ton is scaled by a factor of
3/2. This keeps the average instantaneous input current the
same. The phase-shift control loop which controls tps3 is
disabled and the reference of the phase-shift control loop
controlling tps2 is stepped from tsw1/3 to tsw1/2. It then takes
the controller two to three cycles of the phase-shift control
algorithm execution to transition from a 120◦ phase shift,
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Fig. 21. iL1, iL2 and iin when 2 boost converter channels are enabled at
Po = 500 W and a rms line voltage of 115 V (iin: 2 A/div, iL1: 2 A/div,
iL2: 2 A/div). (a) Line frequency components (timebase : 5 ms/div). (b)
Switching frequency components (timebase : 5 µs/div). And (c) at the
zero-crossing point of the line voltage (iin: 200 mA/div, iL1: 100 mA/div,
iL2: 100 mA/div, timebase : 20 µs/div) .
to a 180◦ phase shift. A similar transition occurs when the
converter transitions from 2-channel to 3-channel operation.
Fig. 25 shows the inductor currents as the converter transi-
tions from single-channel operation to 2-channel operation.
When the second channel and phase-shift control loop for
tps2 are re-enabled, tps2 has a random initial value in the
range 0 < tps2 < tsw1. The phase-shift control loop takes two
to three executions before tps2 settles to it’s reference at
tsw1/2. This transition is shown in Fig. 25.
The main advantage of disabling boost converter channels
at lower power levels is that it increases the converter’s
efficiency at lighter load. The efficiency of the prototype
converter is given in Fig. 26(a) for an input rms line voltage
of 230 V, while Fig. 26(b) gives the efficiency for a rms line
voltage of 115 V. It is clear that at lighter load, reducing the
number of channels increases efficiency. This is mainly due
to the lower switching frequency which reduces switching
losses and inductor core losses.
A similar effect is seen when comparing the power
factor in 1-channel, 2-channel and 3-channel operation. This
(a)
(b)
Fig. 22. iL1, iL2 and iin when 2 boost converter channels are enabled at
Po = 500 W and a rms line voltage of 230 V (iin: 2 A/div, iL1: 2 A/div,
iL2: 2 A/div). (a) Line frequency components (timebase : 5 ms/div). (b)
Switching frequency components (timebase : 5 µs/div).
(a)
(b)
Fig. 23. iL1, iL2, iL3 and input current iin when all 3 boost converter
channels are enabled at Po = 1000 W and a rms line voltage of 230 V
(iin: 2 A/div, iL1: 2 A/div, iL2: 2 A/div). (a) Line frequency components
(timebase : 5 ms/div). (b) Switching frequency components (timebase : 5
µs/div).
comparison against output power is given in Fig. 27(a) for
an rms line voltage of 230 V, and in Fig. 27(b) for an rms
line voltage of 115 V. In is evident from these figures that
disabling the number of channels at lighter load increases
the power quality of the converter. At higher power levels it
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Fig. 24. iL1, iL2 and iL3 when entering 2-channel BCM (iL1: 1 A/div,
iL2: 1 A/div, iL3: 1 A/div, timebase : 30 µs/div).
Fig. 25. iL1 and iL2 when entering 2-channel BCM (iL1: 1 A/div, iL2: 1
A/div, timebase : 30 µs/div)


































Fig. 26. Efficiency against output power for 1-channel, 2-channel and
3-channel operation at (a) an input rms line voltage of 230 V and (b) an
input rms line voltage of 115 V.










































Fig. 27. Power factor against output power for 1-channel, 2-channel
and 3-channel operation at (a) an input rms line voltage of 230 V and (b)
an input rms line voltage of 115 V .
is better to use multiple channels to reduce current stress and
thermal stress in components as well as the DM conducted
EMI drawn by the converter.
V. CONCLUSION
A closed-loop digital control strategy which maintains
correct interleaving operation of a multi-channel BCM boost
converter has been presented. The importance of using
separate ZCD circuits for each channel of the interleaved
converter to maintain valley-switching operation has been
discussed, and detail of how the ZCD circuit interfaces with
the microcontroller were given.
A digital closed-loop control scheme to maintain correct
interleaving operation of the converter was proposed. A
mathematical analysis was derived to find the gain of a
proportional controller which provided the best tracking
performance and maintained stability of the control loop.
An adaptive gain was incorporated into the control loop to
give best tracking performance and ensure stability under all
operating conditions.
Finally, the experimental results of a prototype 3-channel
converter were shown, demonstrating correct interleaving
operation of the converter operating in 2-channel and 3-
channel modes.
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